Western Digital & Toshiba Separately Announce QLC 96-Layer NAND

Both companies announced QLC, 96-Layer, FLASH memory chips on July 19th. Toshiba and Western Digital are both expecting 1.33Tb (terabits) of storage per chip. Western Digital’s announcement covers that the chip was jointly developed with Toshiba in Yokkaichi, Japan. However, Toshiba’s announcement makes no mention of Western Digital at all. Possibly a sign of lingering poor relations between the two companies despite it having been more than half a year since Toshiba dropped its 120 billion Yen lawsuit against Western Digital in December 2017. In any case, the differences between the two announcements are a significant divergence from their behavior when Toshiba first began publicly speaking about QLC technology in 2016.


Both companies announced QLC, 96-Layer, FLASH memory chips on July 19th. Toshiba and Western Digital are both expecting 1.33Tb (terabits) of storage per chip. Western Digital’s announcement covers that the chip was jointly developed with Toshiba in Yokkaichi, Japan. However, Toshiba’s announcement makes no mention of Western Digital at all. Possibly a sign of lingering poor relations between the two companies despite it having been more than half a year since Toshiba dropped its 120 billion Yen lawsuit against Western Digital in December 2017. In any case, the differences between the two announcements are a significant divergence from their behavior when Toshiba first began publicly speaking about QLC technology in 2016.

QLC stands for quad-level cells and is the next step beyond the already common triple level cells (TLC). As the name indicates, QLC packs in 4 bits per cell, one more than TLC. Alongside packing in 33% more bits per cell (and twice as many possible states), we can reasonably expect a further decrease in write speeds and program-erase cycles as well as an increase in power consumption and error-rates; likely necessitating the development of new error-correcting code and controls. Unfortunately, neither company has been forthcoming with specifications for their new memory so we have very little idea what the exact rates or other specifications will eventually be.

Toshiba

Westrn Digital

Discuss this story

Sign up for the StorageReview newsletter

Michael Rink

I'm a content contributor at StorageReview and a senior full stack software engineer. I've led both devops and development teams ranging from single engineer projects to flagship projects requiring triple-digits of engineers with teams spread all across the globe. I also enjoy dancing, writing, reading, making games, and tending to my garden.

Recent Posts

Ampere Unveils Breakthrough CPU Promising 40% Performance Boost Over Competition

Ampere Computing has unveiled its annual update, showcasing upcoming products and milestones that underscore its ongoing innovation in sustainable, ARM-based…

1 day ago

IGEL Disrupt 2024 Provides A View To Future Direction

IGEL Disrupt 2024 was held from April 29th to May 1st at the Diplomat Hotel in Hollywood, Florida, and we…

1 day ago

ZutaCore Waterless Cooling for NVIDIA’s Grace Blackwell Superchip Unveiled

ZutaCore has unveiled a waterless, direct-to-chip liquid cooling system specifically designed for NVIDIA's GB200 Grace Blackwell Superchip. At next week’s…

3 days ago

HPE Simplifies Workload Management With New HPE GreenLake Cloud Solutions

Hewlett Packard Enterprise (HPE) has introduced new solutions within the HPE GreenLake cloud platform that aim to simplify enterprise storage,…

3 days ago

Veeam Now Supports Proxmox Virtual Environment

Veeam Software has announced the upcoming introduction of Proxmox Virtual Environment (VE) support, responding to strong demand from its SMB…

3 days ago

IBM Power S1012 Extends AI Workloads to the Edge

The IBM Power S1012 is the portfolio's edge-level server. It is a one-socket, half-wide, Power10 processor-based system for edge computing…

3 days ago