AMD announced that its upcoming Versal adaptive SoCs will natively support Universal Chiplet Interconnect Express (UCIe) 1.1 interfaces. The open industry standard, which Intel is also building into Diamond Rapids and Wildcat Lake, establishes low-power, high-bandwidth die-to-die communication, allowing co-packaged AMD adaptive SoCs to interface directly with specialized silicon. This transition targets the engineering constraints













Amazon